Abstract-Run-time Active Leakage Reduction (RALR) is a recent technique and aims at aggressively reducing leakage power consumption. This paper studies the feasibility of RALR from the energy aspect, for both power gating (PG) and reverse body bias (RBB) implementations. We develop two energy saving models for PG and RBB, respectively. These models can accurately estimate the circuit energy saving at any time, even when the circuit is in state transition. In PG modeling, we discover a physical phenomenon called "instant saving", which can affect the model accuracy by 30%-50%. Based on the RBB model, we derive the optimum design point of RBB for RALR. Finally in terms of energy saving, we define four figures-of-merit, to compare the efficacy of using PG and RBB to implement RALR.
I. INTRODUCTION
MOSFET scaling into deep sub-100-nm has resulted in significant increase in leakage power consumption. Particularly, in 45nm technology generation and beyond, leakage power consumption will catch up with, and may even dominate, dynamic power consumption [1] . This makes leakage power reduction an indispensable component in nano-era low power design. Subthreshold leakage, gate leakage and band-to-band tunneling leakage (BTBT) are the three main components contributing to the total leakage power.
Many leakage reduction techniques have been introduced and studied so far. They can be characterized into two classes: run-time techniques and design-time techniques. The run-time techniques, such as reverse body biasing, input vector control and power gating [2] , tune the circuit into a lower-leakage state during run-time, based on the circuit workload variation.
Currently, most of the run-time techniques change the circuit state only when they are in standby mode. However as the technology scales down, more aggressive leakage reduction techniques are required. As a promising technique, run-time active leakage power reduction (RALR) has drawn more attention recently [3] [4] [5] [6] [7] . As shown in Figure 1 , RALR switches the circuit into a low-leakage state once it detects sufficient idleness in circuit workload, even when the circuit is in the active mode. In this way, it is able to exploit more circuit slackness, and thus reduce more leakage power. Furthermore, because the leakage in active mode is significantly larger due to the higher die temperature in active mode [3] , the study of RALR is even more important.
Energy overhead of state transitions has always been a major concern of power management systems. Since RALR switches the circuit state more frequently, it incurs more energy overhead. Hence, to guarantee RALR's effectiveness, designers need to make sure the leakage energy saving by applying the RALR is larger than the overhead. This has been identified as the key design problem of RALR in [4] , [5] . To this end, an accurate leakage energy saving model (E s (t)) as a function of time is required. Traditionally, the simplest way to estimate E s (t) is to assume that the circuit leakage is reduced by a constant ratio R, at any time after the circuit enters its low-leakage state. With this assumption, it yields:
where I leak is the circuit leakage current in the normal state. Equation 1 is used in many researches. However, it is evident that leakage reduction is not an immediate effect. Circuit state transition usually requires capacitance charging or discharging, which takes time. For example, Figure 2 .a shows the diagram of applying ground power gating (PG) to an inverter. After the control signal switches off the power gate, the internal node capacitance is charged up by the leakage current. In return, the subthreshold leakage and gate leakage reduce, because of the smaller V ds . Figure 2 [6] .) Thus in both cases, instead of being a constant, the leakage reduction ratio R increases gradually after the circuit transition. Consequently, using Equation 1 introduces error during the circuit state transition and is an optimistic energy saving model.
For leakage reduction techniques used in standby mode, this error is negligible since the circuit downtime is long. However for RALR, the circuit downtime is usually short and the state transition happens frequently. In this case, this error is not negligible. Accurate estimations of energy saving, even when the circuit is in state transition, are essential to make design trade-offs for RALR.
Some recent researches have considered this error. Yu et al. [3] multiply the leakage energy saving of PG with an empirical value (0.73) to justify this error. In [7] and [5] , Hu et al. and Usami et al. derive energy saving models of PG factoring in the variation of R. Similarly in [4] , Tsai et al. derive an energy saving model for RBB, considering the substrate charging process. However, the models in [3] , [7] , [5] , [4] do not consider the impact of circuit topology and input vectors. Since leakage has a strong dependency on input vectors [1] , their models are rather high level and cannot be used when accurate estimations are necessary.
In [8] , we have developed a method to estimate the dynamic virtual ground voltage of PG. In this paper, based on the results of [8] , we derive two accurate energy saving models for PG and RBB, respectively. Given a specific circuit topology and input vector, these two models can give accurate estimation on energy saving, even when the circuit is in state transition. In order to compare the efficacy of PG and RBB, we define four figures-of-merit in terms of energy saving. These four properties can be used to study other techniques as well.
This paper is organized as follows. Section II and III derives the energy saving models for PG and RBB, respectively. Section IV defines four figures-of merit and uses them to compare PG and RBB. Section V shows the experimental results to verify our models and gain observations. Finally, Section VI concludes the paper.
II. ENERGY SAVING MODEL OF PG
In this section, we derive an accurate energy saving model of PG based on the results of [8] . We focus on the ground gating only. Supply gating can be studied in a similar way. In the study of PG, we only consider the sub-threshold leakage and refer to it as leakage [8] .
As illustrated in Figure 2 , when ground gating is applied, the energy overhead (E F ) for switching the footer is:
(2) where C F is the gate capacitor of the footer. Assuming that after the footer is off, the leakage current is (I(t)), and the original leakage current without PG is I, we then have the energy saving model at any time t:
To quantify the leakage current variation (I(t)), we first study three major physical phenomena that occur after the circuit ground is gated.
A. Phenomenon 1: Charging of Internal Nodes
After the circuit ground is gated, the leakage current starts to charge up the internal nodes. By assuming that the footer leakage is I F (t), and the total internal node capacitor is C int , this charging process can be characterized by:
where V int (t) is the internal node voltage. Ideally, V int (t) should be equal to the virtual ground voltage. In fact, it can be different at internal nodes, due to the non-ideal conductivity of transistors. However, we approximate V int (t) into the virtual ground voltage V V G (t), and transform C int into the equivalent capacitance that attached to the virtual ground. The composition of C int will be discussed in Section II.C.
B. Phenomenon 2: Subthreshold Leakage Reduction
As the internal node voltage increases, the voltage differential applying to each transistor in the circuit reduces. As a result, the second physical phenomenon is the leakage reduction of each transistor. [1] gives the sub-threshold leakage current equation for a single off-state transistor:
where V th0 is the zero bias threshold voltage, v T is the thermal voltage, γ is the linearized body effect coefficient, and η is the DIBL coefficient. Equation 5 can be used to calculate the leakage reduction of each transistor. At the gate level for any complex gate, [8] has proven that the total leakage (I gate ) of the gate can be approximated into a single exponential function of its virtual ground voltage (V V G ).
where K gate is the leakage reduction exponent of the gate, and I is zero-V V G leakage current.
C. Phenomenon 3: Circuit Self-discharging
This phenomenon is not explained in [8] . However, it is critical for energy saving estimation, since we will show that it can affect the accuracy by 30%-50%.
The capacitance in the circuit can be categorized into four types: gate capacitance (C g ), NMOS diffusion capacitance (C dN ), PMOS diffusion capacitance (C dP ) and parasitic capacitance (C p ). For C dN and C p , the increase of internal nodes voltage is a charging process. On the contrary, for gate capacitance C g and PMOS diffusion capacitance C dP , this increase results in a discharging process.
For example, Figure 3 shows all the capacitances of a ground gated inverter with input '1'. C dN , C p and footer diffusion capacitance C dF are essentially connected between the virtual ground and the real ground. We call them "groundcapacitance". C dP , C gN and C gP are connected between the virtual ground and the V DD. We call them "self-capacitance". When the virtual ground voltage increases, the voltage potential of the ground-capacitance increases, while the voltage potentials of self-capacitance decrease. Thus, after the ground is gated, the ground-capacitance is charged, and at the same time the self-capacitance discharges. The discharge current (I discharge ) of the self-capacitance flows through the off-state PMOS, together with the leakage current (I VDD ) from V DD . Since the maximal current that can flows through PMOS is limited to I of f of PMOS, we have:
Similarly for the charging current (I charge ) of the groundcapacitance, we have:
From Equation 7 we can observe that the discharge current occupies a portion of I of f and essentially reduces the leakage current from V DD . Thus, right after the circuit ground is gated, the circuit leakage current I VDD is immediately reduced by:
We call this immediate reduction as "instant savings" of PG. The rest part of the leakage current reduces gradually with the increase of virtual ground voltage. We call it "gradual savings" of PG. Thus, unlike the traditional understanding of PG, a significant amount of leakage energy can be saved right after PG is applied, as shown in Figure 4 . Furthermore, for the charging process of the groundcapacitance (C g ) we have:
For the discharging process of the self-capacitance (C s ):
Equations 11, 10 and 9 together yields:
Conclusively, as demonstrated in Figure 3 , a ground gated circuit can be considered as a self-capacitor and a groundcapacitor. The discharging current of the self-capacitor occupies a significant portion of the leakage current capacity of the circuit, and thus causes an instant reduction on the leakage current from V DD by R (Equation 12). We call this phenomenon as "Circuit Self-discharging". Experimental results show that this physical phenomenon can affect the energy saving estimation by 30% to 50%, depending on the values of C s and C g .
D. Energy Saving Model of PG
Based on the previous analysis, we model a ground-gated circuit as shown in Figure The gate coefficients C si , C gi , K i and I i (Equation 6) should be characterized at the gate level, for each gate type and each possible input vector. Figure 6 illustrates a coefficient table of AND3. Once the coefficient tables are created, given a circuit topology with a particular input vector, we can build the above circuit model, using the flow shown in Figure 6 . Table And The Modeling Flow Next, with the circuit model, we derive the leakage variation model. In Figure 5 , apply the KCL current law at V DD :
where I VDD is the actual leakage current drawn from V DD . At the virtual ground we have:
Equations 13 and 14 can be simplified into:
Solving Equations 15 yields V V G (t), I of f (t) and I f ooter (t). Then given I of f (t) and I f ooter (t), we can obtain the leakage current variation I VDD (t) using Equation 16. Finally, given I VDD (t), we can obtain the energy saving model E P G (t) by:
Equations 15 have no closed-form solution. The detail of how to solve it is explained in [8] .
III. ENERGY SAVING MODEL OF RBB
In this section, we derive an accurate energy saving model for RBB. In the following, we use PMOS RBB as an example. NMOS RBB can be modeled in a similar way. Body biasing can be implemented by a charge bump circuitry [9] , which usually has significant charging time. In order to satisfy the critical timing requirement of RALR, we use the V th hopping scheme explained in [2] , where high-V th control transistors are inserted to switch the substrate voltage between the normal value (V DD ) and the biased value (V P ), as shown in Figure  7 of the one (P 1 ) controlling the bias voltage determines the charging speed of the substrate, and thus the leakage reduction speed. The size of the one (P 2 ) controlling the normal voltage determines the discharge speed of the substrate, and thus the wake up time. Their sizing will be discussed in Section III.D. Here we derive a general energy saving model for all sizes.
Once the control signal of RBB is asserted, the energy overhead for switching the control transistor is:
where C C is the gate capacitance of the control transistors (C C1 of P 1 and C C2 of P 2 ). Note that the voltage of both control signals should be V P , instead of normal V DD . Next, we study three major physical phenomena that occur after RBB is applied.
A. Phenomenon 1: Substrate Charging
Once the control signal switches the substrate to the bias voltage source, the bias voltage source starts to charge up the substrate, via the control transistor P 1 . By assuming that the resistance of P 1 is R 1 , this process can be characterized by:
where ΔV b (t) is the increment of the P substrate voltage, and C b is the total capacitance of the P substrates. C b consists of two types of capacitance: the capacitance (C bV ) between P substrate and V DD and the capacitance (C bG ) between P substrate and the ground. The charging currents to C bV and C bG have different impact. For example, Figure 8 shows applying RBB to an inverter with input '1'. It can be modeled as a three-terminal device, as shown in the right side. The charging current (I bG ) of C bG directly goes to the ground, while the charging current (I bV ) of C bV goes through the offstate PMOS and then reaches the ground. Similar to the selfdischarging current in PG, this I bV occupies a portion of the maximum current (I of f ) that can leak through the circuit, and thus reduces the leakage current (I VDD ) from V DD . However, I bV consumes energy of the bias voltage source. So unlike PG, no extra energy is saved in this case.
B. Phenomenon 2 and 3: Leakage Variation
With the increase of the substrate voltage, the second phenomena of RBB is the reduction of the subthreshold leakage. It is formulated in [6] as:
(20) where I sub is the subthreshold leakage under zero bias, and B s is a technology dependent parameter. ΔV b is the increment of the substrate voltage V b . Meanwhile, the BTBT leakage increases [6] :
where I btbt is the BTBT leakage under zero bias, and B t is a technology dependent parameter. Next, we study the leakage variation of a gate when applying RBB. Figure 9 shows a large fan-in gate with output '0' for illustration purpose. Its pull-down network is on, so the off-state PMOS in the pull-up network are the sources of leakage current. Assume that the pull-up network has four parallel branches, and in each branch there are four PMOS in series. 
where I b1 and I b1 is the subthreshold leakage of b 1 before and after RBB, respectively. We can observe that the subthreshold leakage current of each branch is an exponential function of ΔV b . Now for the complex gate, we have:
(23) So the subthreshold leakage of the gate is also an exponential function of ΔV b . Furthermore, since all the gates in the circuit have the same exponent B s , the total subthreshold leakage of the whole circuit can be modeled as:
where I Si is the zero-biased subthreshold leakage of each gate i. Similarly, the BTBT leakage of the whole circuit is:
where I Ti is the zero-biased BTBT leakage of each gate i.
C. Energy Saving Model of RBB
Based on the previous analysis, we model a body-biased circuit as shown in Figure 10 . The leakage current of all gates in the circuit is lumped into three V b -controlled current sources: subthreshold leakage I S , substrate to ground BTBT leakage I T G , and substrate to V DD BTBT leakage I T V . The substrate capacitance of all gates is lumped into two capacitors:
Note that PMOS RBB only reduces the leakage of the gates whose pull-up network is off. For those gates with a pull-down network in off-state, NMOS RBB should be applied. However, since the leakage of a pull-down network does not change with PMOS RBB, it is not included in the circuit model. For a given circuit in a particular input vector, the above circuit model is derived via a flow similar to Figure 6 . A gate level coefficient table for RBB needs to be built as well, containing I Si , I T Gi , I T Vi , C bVi and C bGi of each gate.
Next, with the circuit model, we derive the energy saving model of RBB. The BTBT leakage currents in Figure 10 are:
where ΔV b can be solved using Equation 19. The charging currents of substrate capacitance C bV and C bG are:
Hence, the total current from the bias voltage V P to V DD is: I bias = I T V + I T G + I bV + I bG (28) Making all currents as functions of time, we have the energy consumption of the bias voltage source at any time t:
Now, applying KCL current law at V DD in Figure 10 , we have:
Hence, the leakage current drawn from V DD is:
Making all the currents as functions of time, we have the energy consumption of V DD at any time t:
Using Equations 18, 19, together with 29 and 32, we have the overall energy saving model (E BB (t)) of RBB:
P −E bias (t)−E VDD (t) (33) where I S and I T are the total subthreshold and BTBT leakage current of the circuit without RBB, respectively.
D. Optimum Design Points for RALR
In [6] , the optimum value of bias voltage V P is determined by maximizing the total leakage reduction ratio. However, this optimum value (OPT1 in Figure 11 ) is obtained by assuming that the circuit stays in RBB mode for a long time and the energy overhead (E b ) for charging the substrate is not considered. For RALR, since the state transition occurs frequently, E b is not negligible. As shown in Figure 11 , E b has a quadratic dependency on V P , while the leakage energy reduction increases slowly with V P when the substrate voltage is high enough. Thus, by counting in the energy overhead, there exists another optimum V P (OPT2 in Figure 11) for RALR, at which the net energy saving is maximized. To fully charge up the substrate, the energy overhead is:
34) The leakage energy saving (E saving (t)) is:
Assume that we want to achieve the maximal net energy saving at time T , then the net energy saving (E net (t)) at T is:
36) From Equations 34, 35 and 18, we can see that the above equation is a function of ΔV P . The maximal value of E net (T ) can be obtained by solving:
The control transistor P 1 also has an optimum sizing. If P 1 is designed to be too small, then substrate charging will be slow and thus the leakage reduction will be less effective. If P 1 is too large, then the switching overhead of P 1 will exceed the leakage saving. The optimum sizing (Z 1 ) of P 1 can be determined as follows. R 1 and C C in Equation 33 and 19 can be considered as functions of Z 1 . Thus, Equation 33 turns into a function of Z 1 . If we want to achieve the maximal energy saving at time T , the optimum Z 1 can be determined by solving:
In the above analysis, T controls the circuit idleness which we want to optimize for. To optimize RBB for standby leakage reduction, T can be set to a large value. Otherwise for RALR, T can be set to a small value. Figure 12 shows the V P values optimized for different T on benchmark circuit C1355 in 65nm technology. When T is set to be sufficiently large, the energy overhead for state transition is negligible. Hence the optimum V P is close to the optimum bias voltage in [6] . In Figure 12 , this value is 3V. (The normal bias voltage is 0.9v.) This bias voltage yields the optimum energy saving only when T is larger than 3ms. So it is not applicable for RALR. For RALR applications, for example when T is 100ns, The optimum V P is only 1.5V, as shown in Figure 12 .
IV. ENERGY SAVING COMPARISON OF PG AND RBB
Since RALR performs state transition more frequently, the technique that implements it should have small energy overhead and quick leakage reduction ability. To precisely compare the efficacy of PG and RBB, we define four figuresof-merit of RALR.
In order to compare PG and RBB, for each circuit, the T value of RBB in Equations 37 and 38 is set to be equivalent to the energy breakeven time of PG. Energy breakeven time is defined as the time point, at which the leakage energy saving compensates the energy overhead consumed by state transition [5] . At the energy breakeven time of PG, the net energy saving due to applying PG is zero, while we will show in Section V that the net energy saving due to applying RBB can reach 18%. Thus, if RBB is optimized for RALR, it is able to achieve better energy saving than PG. The reasons why RBB has this advantage are shown in the following.
1) Energy overhead
The energy overhead of PG is caused by switching the footer: C F V 2 DD . For RBB, this overhead has two components. One is for switching the control transistors: C C V Table  I . We can observe that a) C C is usually very small because substrate charging does not require high current. b) Although C b is much larger than C F , E b is smaller than E F because C b is only charged up for 0.2v in this case. c) In general, RBB has less overhead than PG if it is optimized for RALR.
2) Current Injection Speed
Both PG and RBB essentially inject current to one of the transistor terminals and change the terminal voltage. Leakage current is then reduced as a result of terminal voltage changes. So the current injection speed impacts the energy saving speed.
For PG, the subthreshold leakage current is injected into the circuit and raises the internal nodes voltages. Its injection speed is controlled by the value of leakage current (I sub ). For RBB, the bias voltage source injects the current into substrate. Its injection speed is controlled by the value of on-current (I on ) of the control transistor (P 1 ), which is usually larger than I sub . However with PG, as we described in Section II.C, the important phenomenon, circuit self-discharging, causes instant leakage reduction, and thus boosts its energy saving. According to our experiments, this instant reduction can be 30% to 50%. This phenomenon partially compensates the slow current injection speed of PG.
3) Leakage Reduction Rate
With the change of transistor terminal voltages in the low-leakage state, the leakage current reduces. According to Equation 6 , the PG leakage reduction rate relies on the exponent K. According to Equation 20, the RBB leakage reduction rate relies on B s . Hence K and B s represent the efficiency of turning current injection to leakage reduction. Table II compares the K and B s for a single PMOS or NMOS. It can be observed that PG has a better leakage reduction rate than RBB does. 
4) Stabilized Leakage Reduction Ratio
If the circuit stays in the low-leakage state for a long period of time, the final stabilized leakage value becomes critical for energy saving. For PG, this stabilized value depends on the V th of the footer. For RBB, this value depends on the value of the bias voltage V P . In our experiments, since V P is optimized for RALR, the stabilized leakage reduction ratio of RBB is only 3×, while PG is over 30×. Increasing V P can further improve the reduction ratio. However, [10] has indicated that the effectiveness of RBB is diminishing with technology scaling.
In conclusion, Table III compares the four figures-of-merit of PG and RBB. It can be concluded from the table that RBB is suitable for short idleness exploitation due to lower overhead and faster current injection speed, while PG is more suitable for long idleness exploitation due to its high leakage reduction rate and stabilized leakage reduction ratio. We conducted experiments to compare our model estimates with HSPICE simulation results. The ISCAS85 benchmark circuits in 32nm, 45nm and 65nm technologies [11] are used in the experiments. The gate level implementation and parasitic information of the benchmarks is from [12] . Each circuit is given a particular input for all the experiments. The simulation temperature is set at 110C to emulate the runtime temperature. The gate leakage is set to be zero.
Footers are inserted into the benchmark circuits to implement ground gating. The footer size is designed to be equal to the total NMOS width of the circuit. Since the footer is large, it requires a non-negligible driving circuit. To emulate the energy overhead of the driving circuit, we double the switching energy of the footer to be conservative.
The PMOS RBB is implemented as illustrated in Figure 7 . The bias voltage and size of the control transistors are set to enable the maximum energy saving at the energy breakeven time of PG. P 1 and P 2 are of the same size for simplicity. Similar to PG, we double the switching energy of them.
A. Model Verification of PG
For each benchmark circuit in three technologies, we simulated its leakage energy consumption at V DD after PG is applied. Then the simulation data is sampled at 18 time points and compared with model estimates, as shown in Figure  13 . The worst case and average error of these 18 points are shown in Table IV . Our PG model has on the average 2.0%, maximally 6.7% error on the time-varying leakage energy consumption estimation. This accuracy guarantees the accuracy of energy saving estimation.
In order to verify the self-discharging phenomenon described in Section II.C, we also present the average error of energy saving estimation without considering self-discharging ("No SD." in Table IV ). The error can be as significant as 30% to 50%. 
B. Model Verification of RBB
For RBB model verification, we simulated the energy consumption at V DD , as well as at the bias voltage V P . Then we sum them up to obtain the total energy consumption. Table V shows our RBB model has on the average 1.3%, maximally 5.5% error on the total energy consumption estimation. Figure  14 illustrates the model versus simulation for C7552. 
C. Optimum Design Point of RBB
We conducted experiments to verify the optimum design points of RBB. Figure 15 shows the total energy saving of 65nm C1355 at 13.1ns (energy breakeven time of PG) with different bias voltage V P . As predicted by the model, setting V P as 1.1v (V DD =0.9v) yields the maximum energy saving. Figure 16 shows the total energy saving model as a function of time with different V P value. As can be observed, if V P value is smaller than 1.1v (1.0v, the green line), the overhead is smaller but the leakage reduction is not effective enough. If V P value is larger than 1.1v (1.2v-1.4v), the leakage reduction is improved. However the overhead will be too high such that at 13.1ns, their net energy saving is less than using 1.1V. 
D. Energy Saving Comparison of PG and RBB
We conducted experiments to compare the energy saving of PG and RBB for the same circuit with the same input vector. RBB is designed to have maximum energy saving at the energy breakeven time point of PG. Figure 17 shows the comparison of 65nm C1355. As shown, RBB has better energy saving ability than PG before 19.1ns, due to its small energy overhead and fast charge injection speed. However after 19.1ns, the energy saving of PG catches up with RBB, because PG has higher stabilized leakage reduction ratio. At the energy breakeven time of PG (13.1ns), the net energy saving of RBB is 7.21 × 10 −14 J, which is 18% of the total leakage energy consumption (4.12 × 10 −13 J) until 13.1ns without RBB. Thus in this case, the energy saving of RBB is 18%, while the energy saving of PG is zero. This observation demonstrates that by choosing the optimum design point, RBB is more suitable than PG for short-term idleness exploitation. The energy breakeven time of RBB in this case is 5.8ns. Here we compare the energy breakeven time of PG and RBB to illustrate the efficacy of them to implement RALR. Table  VI shows the comparison for each benchmark circuit. We can observe that RBB with optimum design point has 18% (32nm), 34% (45nm) and 52% (65nm) of improvement on energy breakeven time over PG. When technology moves ahead, the advantage of RBB in RALR diminishes (52% to 18%). This is because the subthreshold leakage increases significantly with new technologies. It helps to improve the current injection rate of PG, and thus enables fast leakage reduction of PG.
VI. CONCLUSION This study targets run-time active leakage reduction (RALR) in sub-65nm technologies. To this end, we study both PG and RBB implementations from the energy perspective. This paper has the following three contributions: 1) We develop an accurate energy saving model for any circuit at any time after PG is applied, even when the circuit is in state transition. By the modeling, we discover a physical phenomenon called "Circuit Self-discharging", which affects the model accuracy by 30%-50% and can significantly change the traditional understanding of energy saving by applying PG. 2) We develop another energy saving model for RBB. Based on the model, we derive the optimum design point for RBB in RALR applications. 3) We define four figures-of-merit to quantitatively analyze the efficacy of using PG and RBB to implement RALR.
Theoretical analysis based on the four figures-of-merit and experimental results indicate that PG has dominating advantages over RBB in long idleness exploitation. Whereas if RBB is optimized for RALR, it has the advantage of small energy overhead and faster charge injection speed, which makes RBB suitable for short idleness exploitation. However, this advantage shrinks when the technology moves ahead.
